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REPLY TO 
ATTN OF: 
TO : 
FROM: 
AD M 1 N I ST RAT ION 
USI/Scien t i f ic  & Technical Information Div is ion  
At ten t ion :  M i s s  Winnie M, Morgan 
GP/Office of A s s i s t a n t  General 
Counsel f o r  Pa ten t  Mat te rs  
SUBJECT Announcement of NASA-Owned 
U.S. Pa t en t s  i n  STAR 
I n  accordance wi th  t h e  procedures contained i n  t h e  Code GP 
t o  Code U S 1  memorandum on t h i s  s u b j e c t ,  dated June 8, 1970, 
the a t t ached  NASA-owned U.S.  p a t e n t  i s  being forwarded f o r  
a b s t r a c t i n g  and announcement i n  NASA STAR. 
The fol lowing information i s  provided: 
U . S .  Pa ten t  No .  
Corporate Source 4Y 
Supplementary 
Corporate Source 
NASA P a t e n t  C a s e  No.: 
Please note  t h a t  t h i s  p a t e n t  covers an  invent ion  made by an 
employee of a NASA con t rac to r .  Pursuant t o  Sec t ion  305(a) of 
t h e  Nat iona l  Aeronautics and Space A c t ,  t h e  name of t h e  
Adminis t ra tor  of NASA appears  on t h e  f i rs t  page of t h e  p a t e n t ;  
however, t h e  name of t h e  a c t u a l  i nven to r  (au thor )  appears a t  
t h e  heading of Column No, 1 of the S p e c i f i c a t i o n ,  following t h e  
words ' I .  e wi th  respect t o  an  invent ion  of .  e .I1 
https://ntrs.nasa.gov/search.jsp?R=19710013273 2020-03-17T02:50:08+00:00Z
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3,373, 
T W O  ofber characterbtics of maximal k n s h  shift reg%- fact that it is at least a distance ef two from c ~ e ~  
war$ Thug a (7,3) C O ~ E  is able to dstect ~ W Q  errors but 
carwct for oniy one error. 
Mare generalip, as fong as the distance between ip f~ 
g ceived word and a code word is less &an ds/2 Prters, as 
pmvioi~~ly noted, d&F-l in a (2k-1, k) rrose, the etz 
rors can be c i q c f e d  and the  prop^ code word *le&. 
ms c m  be Seen fmm w b q  has bec~ said thus far inits- 
.much as tfie &stan= k k w n  a proNrly received word 
and any code word in a P - l ,  k) code shoutd be be- 
In 'tween rem and 2%-1. iis bit errors are introduced, & &F- 
tance between the transmitted code word and &\e received 
word Prill increase from zero ES &e distance between 
received word and other CO& words ~i l l~decreast :  from 
15 ZL4. Midway, i.e. at dol2 ( 2 k - W  herein), the received 
word couid be the sme distmce from the transmitted 
would be impossible. Thus, tbe gerrerd technique of &e 
present iswition is to compare the reGeived word mcces- 
is a distance of less than do/2 from the recdved woid. Tt 
shou'td bc apparent that €or m e r e n t  (n, k) codes. the dis- 
tame da will d ~ t x -  AS an exam&, TabJr In ~ P ~ S S  de 
for each of several different (n, X - )  codes and, in arfdition, 
25 the number of errors ( e )  that can be corrected ufing that 
ter ccdes are also sigerificant and should be noted: 
(1) Each code word contains 2w-l) "1's." 
(2 )  Each code word contains 2(%4)--1 "0's." 
Let the term %&tame" (d)  between a pah of;vords 
be defined as the weight &umber of 1's) of the madub 
2 sum of the word; e.g. the distance between arbitrarity 
chosen seven bit words (not maximaI Ie~gtb shift register 
codes) 0111010 and 1C310101 is Atained as follows: 
fill1010 
1010101 
1101111 
(2) 
mus, d=& 
F~~ the ma-mal bnglh &st rem&ter distance 
fie number of l+s in any cbde word 
&iwp4 .any mo &ereat code wor& of course be C N k  Word from other CCXk Words and thus ~QlTkX%iOZl 
equal to 2k-1, 
since modulo sum of any code lvord is anoaPler 
for the code re.9wesented 
by Table E, d p 4 .  
pa can provide any one of 
the seven data words illustrzted in the .coiu'nns of Tabb 
I to the error-correcting encoder 20 of FIGURE 1. con- 
sider the situation where a word received by the decoder 
22; exactly matches one of the code words; e.g, 
100101 1 (received word) 
1001011 {code word) f3) 30 
word, h t  the fixed tjjStancr: between &iferent c,e 20 5iVdy W i t h  SSfi Code Ward t0 W k  &he code WOFd Which 
be de&& by do so 
A~~~~~ that data 
TABLE I B  
& c  
(?,3)__---_._ 4 I 
(6,3) _ _ _ _ _ _ _ _  8 1 
.._-.._,._ 1 0  
(154)---<-- 8 8 
(Id:+)------- 6 2 
W] 2 e OOOODOO (modulo 2 sum] 
Xiw.~., d=O. 
tween the received word'and the correct code word is 35 
eqnaii to zero. On the other hand, the distance between 
four; e.g. 
(14'4) _______  7 a 
It is noted and sliodd be apparent that fhe distance be- 
From Table m, it can & that a (6 ,  3) code wgl 
bat 
code and the (IS, 4) code. The (6, 3) code can, for ex- 
ample, be formed by canceifing any vertical row in Table 
(4) 40 11 inasmuch as this w o u ~  result in a code in which 4 = 3 .  
accordance wit3 the 
present invenrion, all ( i t ,  k) codes 2re trceied is gun€- 
tuied maximal length shift regkter codes. Thus, in en- 
assume that in the transmission *f the coding, a punctured sequence program is run alcng with 
mde word, some ncke 5s introduced in the COrmUnica- 45 a maxima) ]enzl;l? shift register genemior of the type 
tion Cbannei and &e word k ri?Cekd with One bit modi- shown jn FIGURE 2. to the codes or in other 
fied; e.g. IOHOIl insiead of 1001011. words, cause scme of the bits to ,be deleted from the 
By adding this xweived word to the code word it i s  h-ansmjged word. Thus, the (6, 3) code can be deseloped 
intended to represent, a distance Waert of OW b obtained; from the conwnrional ,maximal Iengrh shift rez&er gen- 
eg. 
1031011 (received W O 4 )  In decoding, as &a teceived word comes in, the modulo 
IOOlOll (code word) 2 sum for the received word and each of the code words 
QOiO000 (modulo 2 sum) is successivety derived. A determhatiun is then nadc 
as to which ccde wmd is the smaliest distance from the Thm, d=l.  
55 received word and ibis code word is selecied as being 
On the other hand, if the received ward is added to an- the 
other code word, it is seen that the words are a distance Attention is noqv called to FIGURE 3 which illustrates 
of at  least fhree apart; e.$. a preferred irnplemenlntion of an encoder in accordance 
1011011 (received ward) with the present inveztion. The output of the data source 
@310lll (code word) (6) 00 d# is connected to the input of an And gate 4@ in tbe 
encoder 2@. The output of the And gate 80 is connected 
1M)f160 (modulo 2 s m )  to the input of a maximal lenglh shift register code gen- 
Thus, d=3. erator 42 which can be implemented as shown in FIG- 
It shocld be apparent of course &at the illustrated re- URE 2. The data s?urce 15 can thus supply a word of R 
ceived word would be a distance of five from otfier code 65 bits, e.& a data wasd in one of the columns of Table X, 
words. to  thn generator 42. In response to clock pulses coupled 
Thus, &e presence of a one bit enor can be detected thereto On eonductor 44, the generator 82 W i l l  proiide a 
and canecieect using a (7, 3) code. If there were two bit maxima1 length sbift regisler code word having 2k-1 
errors in &e received word, it would be a d&=ce of' ~ W Q  bits a t  its output. noted, if, word 1 in Table I Were 
aprut from bo& rhe htended word and some of the other 70 entered into the generator 42, it would provide code 
code work. In this case, of course, it would be impossible word 1 ef Table I1 at its output T h e  clock pulse con-: 
to correct both enors  because there is no code word ductor 44 is connected to the output of an Or gate 45 
uniquely' asociatqd wkh the smallest distance from the which can deliver psrlses from either one of .two sprees. 
reheived word. However, the mere fact that there are twa &fore particolarly, the first input ro Or gate 46 is derived 
errors in &e rekeived word would be apparent €rem the 75 from a divider circuit 48 which abides the ~tliput (CY,) 
the Same number of errOrS as the (7, 3 )  received word any other word i s  equal to of C o U r s  will be more &icjent Similarfy, wkh &e (14,4) 
1007011 (receiwd word) 
0010111 (code word) 
1011100 (modulo 2 sum) As previously poioted out, 
Thus, d z d p d .  
50 erator shown in FIGURE 2. 
(51 
word. 
o€ a clock scn2rce 5B by (2%- 1 ) to provide clock pulses 
(CI,) at  a slower rate. The second input to Or gate 46 
is derired from an A d  gate 5'1 which, when enabled, 
provides deck  pulses {CIl) di redy  from tile clock 5@. 
m-us, when And gate 52 is enabled, cfwk pulses (€YE) 
will be provided to the generator 42 at a rafc (%-I) 
times greater than when die Aad gate 51 i s  disabled. 
The Ahd Die fP is contdled by the ourfu~ of 3 p w c -  
ture sequence p r o g r a m e r  52. The punsture sequence 
programmer 59, can comprise a shih register which stores 
B "1" bit ia each of .the bit pos&ms to be deleted or 
punctured from the maximal {en& stkit register code. 
The costents cf the: puncture sequence programmer §2 
is shifted in nrspsnse to the output of the gate '46 applied 
trt conductor 54- When &e 'puncture sequence program- 
mer provides a "1" bit on its output conductor 56 coupled 
to the input of gate SI, a clock pulse (GIl) of the faster 
c1nc.k rate is applied from dock source 58 to the gen- 
erator 42. The output of the generzror I 2  is coupfed to 
the input of a single Eip-kp 58. The output of i?ie flip- 
bop 58' is gated through an And gate 68 in response to a 
clock pulse [e& fprovided on conductor 62 by the ouiput 
of the divider 4% Thus, so long as. the puncture sequence 
p r o g i a m e r  52 provides "0" bits, the generator $2 wilf 
mntrnue ta provide bits of the m a i n i d  length shift 
register code word to  the flip-Bop §% which bits will then 
be gated throuzh the gate 6Q af each clock puke (Clz). 
When, however, the puncturit sequeoce prbgrammer 52 
provides '1: bit outputs, the punctured bit will be pro- 
vided to the Rp-flop 523 considerab?y prior to the divider 
48 providing a pulse &&). When the divider 48 next 
provides a clock pulsi fCI,) to the gate 60, the gate wiiI 
output the next unpunctured b k  
The output of gate 46 is a?sQ connected to the input 
of a contrai counter adapted to c w n t  up to 2k-1. When 
the coritro! counfer r e a c h  ik msxinurn count, it enables 
the gate 40 to thus, utlse  anoihcr word to be transferred 
from the data source into the gtncmtw 42. The output 
of ihe currlroI counter 64 is also utilized as a word sync 
pulse by the decoding equipnest 3s will be discussed here- 
inafter. 
11 should be appreciated that whereas a duratiw de- 
fined by seven dock pulses (Cl,) fmm the divider 48 is 
necessary to output a code word of a (7, 3)  code, a 
duratim defined by only six' puiscs from the divider 48 is 
necessary to output a code word of a (6, 3) code. Thus, 
the encoder apparatus of FIGURE 3 is able to encode 
data in accordance with codes of dzerent  e%ciencies 
merely b:~ m&&ing the contents of the puncture se- 
quence programmer 92. As previously not&, &e deter- 
mimticzn of what code shDuid be utilized at any time i s  
based on several considerations inctirding the curnmt m- 
liabzty of the cbannel, the transiaission accuracy desired, 
etc. 
Attention is itow caEed to FIGUR? 4 W X C ~  i ~ f u s t ~ m s  
a decoding apparatus for deeding data receiv& f r m  
the output of And gate 6.9 of FIGURE 3, The cfata is 
coupled bp a conductor 7% to the inpiit ef Pad gates 72 
and 74. A R ~  gate 7.2 is enabled when flip-Bop 76 defines 
a true state and And gate 74 is mabled when 8ip-fiop 
76 defines i? ialse state. The word sync line 78 derived 
from tbe output of the control counter of RGURE 3 is 
connected to the inpiit of And gates 98 and $2 whose 
mrputs are respectively corinected to the set and res t  
inpiit terminals of the Aip-Rop 76. The second input to 
each of And gafes 60 and $2 is respectively Clzrhx-I from 
the false and true OaipUt terminals of the flip-flop 76. 
Thus, &e nipflop 46 chmges skie in response 'tg each 
pulse pravided by the control couster 64 of FIGURE 3. 
Thus, the data i s  alternately gated through gat?$ 72 an8 
74. Gate 72 is connected to the input of an-& gate 80 
whose output is connected to the tnput gf an iGput regis- 
ter 86. T h d  output of gate 74 is similarly cunmeted to the 
input of Or gate &B who* obiput is connecfed lo fhe 
input of a second irjpiit regider 90. Thtis, words receSved 
. 
over the cammunication c ne1 are altem&ly e n f d  
into t8e bput re&?ers 86 and 90. When a word is not 
being entered into tbe input regis:er, the word stored 
therein i s  being successively compared with each maximdl 
5 length sWi register code word to dctermine wGch eode 
word is &e srnaiffft distancr: from the received word 
When tbe dip-fiop 5'6 i? false and the received word i s  
beinz*entered into tftr: input register 90, tIre information 
in regster $6 is being recimiated through And gate 92 
30 whose wtput  is coa~lectetE to the input of previou 
tiosled Or gate 84. On the other hand, when flip 
i6 true and data is being eniered into the input 
&5, ele matents of the input register 90 'are being re&- 
culated &wgh gate 94 whose output is connected to the 
15 input of gate 88. When informaiioa is being entered inlo 
the registers SQ and 90, the contents thereof are shifted 
at the same rate as bits are provided by the gate ti@ of 
FIGURE 3. Thus, the outptit of ctack !% (Ct,) divided 
by (%-I) (C&) is connected to the input of gates M 
20 and 91. The ouzp9ts of giiks 95 and 98 are respzctively 
connected to the inputs of'& gates PO@ and P O 2  wftost 
outputs are respectiveIy connected to the clock $,put xer- 
minals. of &e r+gis:ers 86 and 90: Thus, when 8ip-fbp 76 
js true, zhe dock ~ U I S ~ S  are applied at a stow rate (CI,) 
25 through gate 96 to the register 86. On the other baml, 
when the %&-flop 76 i s  false, ;he dock pulses are appiied 
at a slow rare {C& to the input register 90. Wheress the 
contenrs of the regisiers 86 and 90 are shifted at a rela- 
tivefy slow rate when information is behg enBred them 
30 in, when it is being successively compared with the code 
words, the high frequency clock plifses (C!,) are respec- 
tively applied through gaies 384 and 205 to €he registers 
86 and 90. 
The outputs of the re,&ers 86 and 90 are respectively 
35 connected through And gates BIB and 112 to the input 
of an Qr gate 114 whose wtp& is connedtsd to the i n p t  
of a ccsmparator 116, During the time that a new d$?a 
W m d  is being enrered into one of Ihe re$sters, e.& rem- 
ter W, the conteots of the register 86 is compared with 
40 every code word in the dictionary, the code words being 
generzted o n  conductor 118 coupled to the comparator 
116. The cornpariator XI6 in;!udes an exclusive Or or 
half adder circcit which provides a "1" output pulse 
whenever the bits coupled thereto differ. These output 
46 pubes are cuqufatively counted by a counter $2@, to 
thus develop the distance between the received word and 
each code word. 
fn order to understand the operation of the equipment 
thus far recited, cupsider that a word sync pulse arrives 
on cooductor 71 to switch the Aip-flo? 76 to a false state. 
As a consequence, the input register 86 win start S U P  
cessivdy proyiding bits of the previously received word 
to eHe cornperator %E& fn synchronism therev:ith, bi% of 
the code words wilt be prcsvided on conductor IBB fb 
55 the cornpaator 116. For each cycle of the i a p t  register, 
one code ward Is provided w conductor 318. The input 
re&ster % will cycle 2 t i  times between word sync 
pulses in order that each of the code words can te  can-  
pard wits the received word. 
A coucter 322 i s  provided to count the output pnlsa 
provided by dock S@ and to provide a single output pulse 
for each cycle of the registers. Thus, after the received 
word is cwmpared with each code word, the counter H%2 
prowides an output pulse. The output of counter 122 is 
85 connected to the input of each of And gates' I24 and 
926- Ihe  outputs of And gates E24 and 3125 art? con- 
nected to the input of a second comparator 128. T€IE sec- 
ond inpots to And gates 124 and 126 are respectively 
derived from the output of the previously men?ioned 
counter>QB and the output of B storage means 130 which 
the pf'evious smallest distance b t w e m  the received 
and a cqde word. That is, when the cotinter 121 
.provides an output puke ai the ciid of  each cycJe, the 
twunfer IP4 will store a riunhcr reprewnritlg $he di,lance 
75 between the received word and the code word just com- 
' 
' 
. .  
. .  . 
. . .  . . , .  
. .  - .  .e i . .  
3,373,404 
pared with the received . Ttie comparator a 8  1 1 1  
compare the distance expressed by the count in counter 
with the dishnee stored in nevls 238 which expresses 
the smallest previous dgerence between the received word 
an3 a code word. ff the distance defined by counter 1ZD 
k smafler than the distance s:ored in &e storage meam 
33% the comparator I28 wiil ,enable gate 232 to transfer 
the contents of the counter 320 to &e storage means 13@. 
In addition, the comparatrrr 126 will enable gaze 134 to 
transfer the data bits, i s .  the initial k bits in  the code 
word associated with the smallest distance being trans- 
ferred to the sicmge means X3@, to an inremediate bold 
register I36. The o u t p i  of the intermediate hold regis- 
ter 136 i s  connected ?o the input of And gate 138 whose 
output is connected to the inpat of the output regis:er 
I%@. The gate 138 is enabled in response to the word sync 
pt;lse to trans€er the contents of the register 236 to the 
re,piSter I40 after a received word has been compared 
with all the code words. 
The code word gerierator E&? for successively providing 
the code words OR the conduclor HP8, includes a maximal 
length shift register generator 144 which can be of the 
type shown in FIGURE 2’md sirrrilar to gcneraior 42 of 
FIGURE 3. The clock input terminal of the generator 
144 is connected to the output of Or gzte X46 to which 
pnlses a n  be fed at the normai dock raie (CYz) or at a 
rate 2‘-1 times greater than the normal clock rate 1i.e. 
(2k-l) Cl,=Cl,l if gate 848 is enabled. In addition, the 
output of counter 122 is connected lo the input of gate 
3.46 for shifting the output of generator 144 one bit rela- 
tive to the contents of the input registers after each dif- 
€ereat rnaxirnd length shift re$sicr cyclic permutalion or 
code word is compared a i th  a rr=ctived word. 
B c  output of &e !ast stage of generator 144 is couplcd 
to the input of a gate 156 whose output is coimecte‘d to 
the input of the comparator 1x6. Tine outnuts from the 
k stages of the geecerator 144 are coup’ed to conductor 
152 which is connrcted to the input of gate 134. 
Assuming initially ihat the systeni 3s opeiatiag on un- 
punctnred codes, i.e. a (2k--1, k) code, a received word 
will be compared with each code word in Zk--5 clock 
periods inasrnnch as each wnrd contaias 2t- I bits. 
After the 2k-f bits of a code word are compared wi,th 
&e corresponding biii of the received wod, file counter 
12% will s!iift the contents of generator 144 ta then let 
a subsequent permutation be conpared with the received 
word. Since each received word is compared with 2t-1 
code words, a tot$ of (2k-I)z  clock periods (CZ,) is 
required to determine the code wmd identified by the 
received ward. During lhis time, the other input register 
is being loaded. That is, it wit1 be recalled that m e  bit 
is deiiveied by And gate T each 2“-1 clock pulses 
(GI,) and a total. of 2k-1 clock bits must be delivered 
over the cemrnunication channel.‘ Accordingly, it also 
takes (2k-112 clock periods (CI1) to enter a new re- 
ceived WOid info an input register. It should be realized 
that no harm is done if it takes longer 10 enter new re- 
ceived words since the received word being compared 
will continue to be mompared, but of course will not 
modify the contents of the register 136 storing the already 
located correct code word. 
%%en pmctured codes, Le. (a, k) where n<2k--1 are 
used, the lenm of the input registers 86 and 30 i s  re- 
duced to n. A plincture sequence programmer P54 similar 
to pmgrmmer 52 of FIGURE 3, is provided with. “1” 
bits in e~ of the bit positions to bz #unctured..?he but- 
put of the puncture sequence prapammer 1% is con- 
Rected to the kput of gate 148 which, whe‘n enabled, 
couples clock purses (Cl,) a t  a rate 28-1 t i a p  the nor- 
md clock rate (Ci,) to both the gate g46 and Or gate 
247. Enasmuch as the outpn? of . the generator 144 is 
coqded through an And gate Z56 gated by the ’R@rxTid 
cbck rate (43,) to the condtictor LIB, correspondmg hit 
positions from each of the code words wiN be &let&, 
that is, witt not be  gated through 156 to the coa~x-irator 
‘ 
. 
5 
10 
15. 
20 
23 
80 
33 
40 
45 
BO 
55 
65 
i o  
-v  ‘9  
3 P 
2x6 when the pancture sequence p r o g r m c x  1541 is tre- 
ing by the Cl, d o ~ k  guises. Programmer IS4 is 
namalty s3&& 5y tbe Clz clock pubes when the pro- 
grmrrte; $54 output Ls “0.” n u s ,  each of &e received 
gunctltitii rr.o& be compared with a pmctured code - 
wdrd k the same manner as the unpactured code tvcrds 
s e  cornpa&. m e  counter 420, comparator 128 and stor- 
age meass 130 .of cD’xtrse operde siazilarfy to deteenniae 
~&ich of the puncture6 cbde words is closest to the punc- 
tured received word and that code ward is  ultimately en- 
ter& into the output re&tsr 
Aa znssumprion has been tacitly ma& thus far that no 
use wodd be made of an 211. 0’s dqta wmd b e c a i i  its 
corresponding code wo~d b sinidax& wmprked of all 
O s  and the is not a cycl i  permutation of the other 
code wards. Smce &e decoding procedure which has been 
described involves camparin2 ea& received ward with 
’ every cydic pemutaiiqn provided by anerator X4.4 mil 
Since this generator will not pmvide an all 0’s word, the 
apparatus of FIGURE 4 must be modified if an all 0’s 
word is to be bandied. It i s  of course desirable that the 
system be czpzbIe of handling an all 0’s word since this 
prrnlits 2 k  rather than 2“-1 different words to be use& 
The modifications to FIGURE 4 necessary to decode 
an ail “0’s” word are shows in FIGURE 5. Essentially 
they involve merely appJying ‘‘01s’’ to the camparator 1x6 
far Zk-1 clock pulses (Cl,) after the word sync ~ ~ 1 s t :  
and during &is period inhibiting the couplkg between gate 
2% of FIGURE 4 and the mmparator P16. After these 
initial 2k-1  pclses, the apparatus can €unction as de- 
scribed in FIGURE 4. It is of course necessary however 
that the word sync pul% be spaced by a greater intefVd 
in FIGURE 5 in order to permit the received word to be 
CGmpared with 2k rather than 2%- 1 code words. 
More spec*ficalfy, the niodiiicationb illustrated in FIG- 
URE 5 involve providing 2 0 wDrd 4ip-ffop I59A which 
is set true in res2onse to a word sync puk.  The fake 
atitpit termind of Aip-flop X59A is conneded to the in- 
put of And gate which corresponds to the gate 156 
of FIGURE 4. The output of gate S6A, along with the 
true outpui teminal of the fiip-fiup 259A. is connected 
to  the input of Or gate 16Pk The output of Or gate 
PCIA is connected i b r o u g ~  previously menPio2ed con- 
ductor 513 to the comparator IIC. The other two inputs 
to And gate 156A are derived from the generator 342 
in the sanie manner as in FIGURE 4. The reset input 
terminal of the Sipflop PSFA i s  connected b tbe otZ@ 
of the counter 222 of FIGVRE 4. 
Let it be asumed tbzt a true binary signal is representa- 
tive of a ‘‘0” bit. ConsequentIy, in response to a word 
sync FuIse, the 0 w?rd fiipfiop LS9A Will be set to thus 
couple a true signal to comparator tli6 for 2k-1 clock 
puisrs (Ch). ?he And gate XS6A wivifl be disabled durinz 
this interval a::hough in  fact, this would mt  be necessary 
since the gate P6lA woi.Gd provide a true output §&rial 
during this period regardless of the inputs to gate %5bk 
After the received word has been compared with the 
2”--1 ‘-D’s,” the counfer 122 will reset the flipflop Z53A 
ta thus effective13 ilemove it from the system ulitil the 
succeeding word sync pulse. The received word is tben 
compared with each of the mde words as aftwedescribed 
in FIGURE 4- 
f t  should be. apparent from the foregoing that it t & s  
as b n g  to decode a correctly transmitted word as a-fl in- 
correi%ltly transmitted word. ’She described system caa 
further be modified to favor coFrectly transmitted words 
by contir,uelly sensing the contents of the starage means 
938 which will, during the decodiq of any received war& 
smre the distance between th2 received wwd and the 
closest code word thvs far compared. Whenever the stor- 
age meam 330 stores a distmce <d0?2, it of course means 
t ,h t  the msrect code w a d  has beerl faund and that fur- 
ther comparisons with this receive8 word .are unnecesary. 
A “‘ready’’ signal can then be generated to indicate that 
the decoding eqdlprnent is resdy b accept another ward. 
‘. I 3% . 
. 
% 
. .  3. , 
, : : - L1 . .  
- . . Table H$i smunarizts the above equations. 
pncturd code words can be generated. Thus, if the 
sixth &it, b ~ ,  i s  to be deleted, the counter E= be con- 
structed so =Pot to define state 5 (Le. 111). 
Attentior fs  now called to f a ' 3 J f t E  6 which illustrates 
a code W O : ~  generator for sequentially supplying either 
punctured or unpuncwred code words to the comparator 
12% for comparison with rewived words. The code w5rd 
generator 05 FICUE 6 can kie substituted for the gener- 
ator 242 cf FIGURE 4 and hcludes a C c~mter 2WB 
cornpiis& of binary stages q, Cx, C, IR response to 
clock si-d Cl,, tbe counter 268B changes stale, succes. 
riivety &-%lag all 7 states of Table A? i€ unpunctured 
words ye being processed. In the event the d e  WOE& 
are to be: punctured SD as to deiele the sixth bit or ulm. 
ponent of cacb code word, the counter 2ODB is E?pn$eb 
80 Ix: a scale of six counter cieefiiiing al! but state 5 of Table 
1V. %e outputs from stages G,, CI, C, are respectively 
connected to thc inpis& of And gates 202B, 2@4B, 
The se~ond Isputs to the And gates are respctiveiy de- 
rived fre=t str:.ges b9,61, b~ of a scale of P (herein, cigbt) 
b counter Zfr8B. The o13puts from g2tes 2@2B, 
106B are connected to the inputs of a half adder X&?3 
which pm153es their mc-dub 2 sum to rlle comparator 
128. The b counter is i-wremented oilce for eacb cycle of 
G counier. The ccmpletion oE a C counter cycle i s  sensed 
by a deciding meaas 2X2B which provides a signai to 
gate 2143 uiiose output increments the b counter. 
Thus, by using the arrangqent  of FIGURE 6, the 
deleted digits in each code word are never generated and 
accordin&, a fact?? than noma1 clock rate is not re- 
quired manias  that the noimp1 clock rate can be made 
equal to ?k maximum rate d the equipment ern$oyed. 
An addiricnal advantage of the ernbodmeat of FIGURE 
6 is that the i(!i zero code is automatical!y generated if &e 
b coun:er h made a stale of 2" counter a s  proposed 
Eraan the foregoing, it should be appreciated that a 
method xnd apparatlts has been disclosed herein for cor- 
recting errors introduced in digital data between a trans- 
mittin2 2nd a receiving station. The invention makes it  
possible for a system to be easily modified so as to selec- 
tively define desked data rates and erior-correcting ab& 
i t i s  ia accordance with the condition of the communi- 
cation channel. That is, in FEGPJPZE 6, it is only oecessary 
to change the Iengths of the input registers and &e want- 
ing sequence of C counter 2&@S to change the data rate 
and errorcorrecting abilities. 
AIthongH s c w d  embodiments of the invention have 
been spxSca.%ly sbown herein, it is pninted out that still 
other variations should be apparent to those skilled ixt the 
art. For example oniy, data transfers and z x n p h m  
could be made in parallzl, rather than in series as Sk~wa, 
if desire& A significant increase in speed corild.&m be 
obtained for the cost ai additional hardware. 
What B dzimeri is: 
B. A system for correcting emrs introduced & tram- 
mitted &gig data comprising encodiap apparaw re- 
sponsive to 2 d@al data word fer developing a rnxc ip l  
len-eifi shift register code word corresponding &reto; 
me=. for de'Ietkp digits in sek&sd posithons 6f said de- 
veloped code word to thus develop a pwcrwed code word; 
tranSfer m a i s  operading on said punctured code wmd 
to umduce a reczivec? word indudinn ranciomiv introdused 
~ 
- 
err& means for dewloping a &uralitt] ck punctmxi - TABLE m, cyklic pernutations of said maximal length re- 
e r  Q cr 65 code word punctured h5y the deletion rzf d@ts % sdd se- 
Jected positions; and means f a  cotrapwing said receivd aS ________ 1 0 0 fSWte0) 
mutations: &., +___--_ 0 0 1 Strrte2) nt -------_ 1 1 0 (State3) 
k --_______ 0 1 1 (Stiitc4) 2. A system for correcting erron intro6uced in trans- 
bs --_--____ I 1 (sht89 70 mitfed &@tal data comprising an encoding a p p a r a h  re- 
data word for deveIoping a plaximd 
3 y  constructing a counter comprised of stages c ~ ,  el, code word corresponding thereto; 
C p  io succes&ly d&ne the desifer3 States, i.e. by deleting rncani far deleting digits in selected positions of said de- 
from the counter sequenw' &ose.state$ corresponding to veloped code word to thus develop a punctured code word; 
puactwed or deleted K i  or components, the dpsired 78 transfer memS Operating OR d d  pamtilx.ed code word 
f at ___-_____ o 1 b (Statel> word wit& each OC said plurality of p a c t w e d  cyclic per- 
bk -------_ 1 : I (StStr:6) 
io produce a received word kcfu&ng mdomly ~ n t - o d U d  
errors; means for devezoping a pfurafity of punctored 
c y c k  permutations of said m-a3 length shift ie&fer 
d e  word p.hctured by the deierion of digits h said S- 
leeted positions; comparing means €or determining h e  bk- 
tance between said received word and each of ph- 
rality csf pmnctured c y c k  permutations, means for i&- 
cating which of said punctured cyclic pcnnutatiorq is the 
minimum distance from said received word; and meam 
for interpreting &d received word as the punctured qcfic 
permutatirn which is the &niium dis'%~ice therefrom. 
3. The system of claim 2 iacfudiig a piuicture sequence 
programmer means defining said selected positio~s, and 
gating means responsive to said puncture sequece pro- 
grammer means for passing all digits of said deuelopd 
code word except those in said selt%t& positions. 
4. The sysfem of ciaim 3 incjuding a puncture sequence 
programmer register baving a number of digit positions 
equal to the number of digits in s 5 d  cfae word; means for 
defining a first state in each p r o g r a m e r  register di& 
position corresponding to said selected code word posi- 
tion; a gating means; means in said encoding apparatus 
for sequentiagy zpplyiog faid code word digits to said 
gating meam; apd means for sequentidly coupling said 
prograFmer register dig3 positiops to said gating means 
for effectively disabling szid gating means when a first 
state is defined in the programmer register position COU- 
pled'thereto. 
9. The system of claim 2 including an %pat regi$isbr 
for storing said receivefl word, said inpnt register having 
a number of digit posiiions quai  to the number of digits 
i n  said received word; mcans for cyclizdly and sequen- 
tially providing said received word &$is slored in said 
input register; said means for develoring punctured cyclic 
permutations includi~g generator Ciearts for defining a 
different cyclic pernu1a:ion during each c y l e  of said input 
register and for sequentiaIIy pr&tSinp the digits of said 
defined cy&c permutetion; said cozxpiiring means being 
responsive to said di& provided by said input re@ster 
and said generagor p a n s .  
6. The system of claim 5 including a counter respon- 
sive to said comparing means for counting the number of 
digits provided by said input register which d o  not match 
the corresponding dipits piovidrd by said generator means; 
a storase meam; a hold register; means for compan'ng 
the count in said C0LinW.r 6 t h  the canienis of said storage 
means after a c h  input register cycle; arid transfer means, 
responsive to said means for comyaficng the count in the 
event said count is tower, for tTsnsferring said count to 
said storage means and the corresponding cyclic permuta- 
tion to said hold regisfer. 
7. In a digital Gat2 communication system incloding a 
chmnel for carrying informztion €;om a data source to 
a data receptacle, crror-correcting apparatus including an 
encding means coupling said data sowi% to said chafi- 
ne1 and a decoding means coup!ing szid chanxl  to said 
data receptacle; said' encoding means being responsive 
to a k dsgit code provided by said data source for devdop- 
ing a maximal length shift register ce-de word correspond- 
ing thereto; means in said encoding means for coupling 
said developed maximal Ieagth s?iift register code word 
to said chmnel and for puactvring said code word by 
deleting selected digits therefrom; said decodkg means 
includins means for developing cyck permutatiom of 
said maximat length shift register code word 2nd for 
puncturi~g said cyclic pxmutations by deleting there- 
from digits correspcnding to those digits &Wed in said 
encoding means; and means in said decoding means €or 
comparing a word applied thereto by said channel with 
different punctured cyclic permut;itions of said maximal 
leasib shift code word and for indiczting Which of said 
punctured cyclic permutations is the minimum distance 
therefrom . 
8. The system of claim 7 wherein said maximal la&lh 
shift re&ts  code word is comprised of 2k--1 digits and 
said punctured d e  word is comp&d of R &@is where 
a channel foi carrying infomation fmxn a eta SOW 
5 to a data receptacle, crrctr-correcting appmQ.~ kclud- 
ing an eniil8hg X R ~ ~ I S  coupling said data SO- ZQ &d 
channel 4 a decoding means coupkg si%d channel 
to said data receptaete; said eaco&g ~gea~~s  h%ding 
sources of relativeiy high and low fre4senary clock pulses; 
a maximal length shift register code word gsxzrato~ a 
punctwe seqiience programmer registq having a nlamtaer 
pf st3-a equal to the number of digits in m e  of said 
corle a.or&i; means defining a first staa;e in sg?iscted pro+ 
grmmer register stages; means normally m p & w  to 
15 said low frcqueilcy clock pulses for squentidltllp a&ng 
said stages of said prograrPJner register and fbr driving 
said genemior to scquentially pi0~irEe digits of a code 
word; mews responsive to accessing a stage of said prcs 
gramnier regiecr defining a first state for i.biG~g mid 
23 progmxner  register and said geneator in resp.a.w to 
said high frequency clock pufses; a gating m a s  respon- 
sive to ssid low frequency dock pulses foi c o u p h g  said 
digits provided by said generalor to said chanael: said 
decodiag means including meam for deve!opbg c y d k  
25 permutations cf said maximal length shift reg;sier cod6 
word and for puncturing said cyclic pemuta5ors by de- 
leting th digits corresponding to those di&~ de- 
ieted in coding means; means in saId d e d &  
means for conqering a word epplied thereto by said 
30 channel with different punctured cyclic p e m a t a ~ o n s  of 
said maximal length shift code word and for  indicating 
which Cif said prrnclurtd c)&c permutations #e mi+ 
milin distance therefrom. 
10. In a digital data communication system inc1udir.g 
35 a ,channel for carrying information from a data source to 
a data receptacle, error-correcting apparatus iacluding an 
encoding means coupiing said data source to said charnel 
and a decoding means coup?;!ing said channel to said data 
receptacle; said eocoding means beic;: respcrssive to a k 
40 digit code provided by said data source for developing 
a masimrtl length shift register code word ;orresponding 
thereto; means iii said encoding means for coupling said 
deveioped maairnal length shift register code word to said 
chazcet and for puncturing said code word by deleting 
43 selected digits therefrom; said decoding m e a s  kcIU&n~ 
genera:crr mems for sequerttial!y providing different CY- 
clic permutatims of said code word, corrcqpondingly 
pilnciured, and for providing digits of said p m r e d  wde 
words in sequence; said generator means.inch3ng fim 
and second counters; a soiirce of clock pulses; said first 
counter being iesporsive to said dock pulses for  SUCC$S- 
sive!y and cyclically defining a plurality of different states 
each corret;portding to a diffeient undeleted EO& word 
digit: said second counter capable of cydicalfy &fining 2% 
55 diem-znt states, ezch siak defining a diEerent m e  of said 
cyclic fierxnuta;lom; mcans for increnentiaz said s e m d  
coiinier in resgons? to each cycle of said first counkr; logi- 
cal means responsige to each state of said seeand comt- 
er for sequentially providing digits of a di fkent  punt- 
60 tared cyclic perrnr.ta?ion; and means fo i  cornpa~ng a 
word coupled io said demding means by said chaad  
with said differen; cyclic permutations for hdiczting 
which perinutation is t k  minimuin distance therefrom. 
PI. In a digital data communication sy.*a including 
05 aschannel for carrying hformation from a data source to 
a data receptscie, enor-correcting apparafus includicg an 
emorling ine8.a~ wuplhg s a 2  data source 20 said channel 
and a decoding means CoupIing said channel bo said data 
receptack; said encoding nie~tns induding sources of rela- 
tively high and low frequency clock pulses; a maximal 
length shift register code word generator: a puncture 
sequence programmes FegiSkr havving a nlun'ber o€ sfages 
equal to the number of digirs in one of said code words; 
means defining a fitst state in selected programmer regis- 
7s ter stages; means normally responsive to said low €re- 
1 
quency dock pulses for sequentiatly accessing said stage$ 
Of said programmer register aad for driving said genera- 
tor te seq:!entially pro~:ide digits of a code word; meam 
respnshFe io accessing a stage of said programmer reds- 
ter deE&?g a first state for dri*zlng said pmgrErnmr reg- 
ister and said generatw ie response to said high frequency 
clock p k s ;  ;a gztkg means responsive to said !ow fie- 
T ~ R V  c l x k  pulses for coupling s2id dists provided by 
said --rator Lo said cbannel; said decading means io- 
cluding genemior means far sqrmentiall y providing &€Fer- 
eot cyclic permutaticm of said code word, w r m p m d -  
ingly punctured, and for proviang digits of said punctured 
GO& wur& in sequence; said generator means including 
En? aamd second counters; a thud cfwk source providing 
pulses at said relatively high frequency; said first counter 
being i-espansive to said third sonrce clock pulses for SUG 
$essively and cyclicdry ck2%ng a p!uraIity cf dierent  
states each corresspanding to a diirerent. uudeleted code 
word &@I; said second counter capable of cydical'iy de- 
finiog 2k different states, each state defining a diffirent 
one of =id cyclic. permutations; means €or incrernenting 
said second eomter iii response to ezch cycle of said first 
counter, logical means responsive to each state of said sec- 
ond mkmter for sequentiaiIy providing d&fs of a differ- 
ent punctured cyclic pepe?rmutatiQn; and means for compar- 
h g  a ward couged to said decoding means by said chan- 
seI with said different cyciic permutations fbr indicating 
~ h i c h  permutation is the minimum distance tbmefrm. 
12. In a digital data conmunicetion :ysleni including 
a channel for carrying information from a daia source to 
B data i-eceptack, error-correcting apparatus including an 
encoding means coupling said data source to said channel 
and a decoding means colipSipg said chaanel to said data 
receptac!e; said e R C O 6 h g  means beirrg rcspoasive to a k 
digit code provided by ssid data source for developing 3 
maximal Iengfh shift register code word correspo~~Eng 
thereto; means in said encoding means for cuup;ing said 
developed maxi~nal ength shift register code word to said 
channe! 6nd for puncturing said code word by deleting se- 
lected digits therefrom; said decoding means includmg a 
first input register foi  sloring the word coupled thereto 
by said channd; pneraioi nleans for sequentiaily provid- 
ing di3erent cyclic permlatadoris of said coda word, cor- 
respondingly punctured, 2nd for gyoovidiog digits of said 
a 
' 
punctured code war said gemerator means 
iac!uding &st 2nd rs; a somce of clock 
p~lscs; means €or seque0eidly accessing 
digits froin said €I er in respon% to said 
5 clock pukes; said first counter being responsive to said 
clock pises. for successively and cyckdfy defining a piu- 
rafity of Werent  staim each correspondirti: to a d i e r e n t  
undeleted code word digit; said second counter capable 
of cyclkaify behkng 2g dierent states, each state de- 
fining a diiierent one of said cyctic pxmnrtations; meam 
for icsxmeilting said second counter in respDnsg to each 
cycle ef said fint counter; logical meam rmpcmsive to 
each state of said w a n d  counter for soque4ally pruvid- 
ing ai& of a ciierpbt punctured cycsjc ptmutatim; 
15 fom €or cornparkg said digits accessed frm said first 
input regher vith said digits prodded by said bopid 
means and for iridicatiig the number of mismatches dup 
ing each state of said second counter; and means for ide- 
tifying &?e pennutation containing the fes*esi digits mis- 
zo matchkg the corresponding digits in said first input mg- 
ister- 
13. The sysfem of claim X2 including a second input 
regkter; mems for eIkrnatd y storing W Q T ~ S  coupkd to 
said dscoding meam by said channel in szid f i s t  and mo- 
23 ond input registers; and means for alternately ccxparing 
the <i&s i n  said first and second input regisles with said 
digits provjdd by said I~gical means. 
24. ?he system of claim 12 whereio said maxintf 
Ieng%h shift register code word is comprised of 2'6-1 
30 di& and said punctured code word i s  comprised of n 
digits where k<rt<2k- 1. 
15. The system of claim 14 wherein said fitst input 
register comprises a shifl register having a variaMe num- 
ber of stages equal to n and wherein said first counter is 
W&er@ees Cfed 
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